New Arrivals/Restock

Fault Tolerant Computer Architecture (Synthesis Lectures on Computer Architecture)

flash sale iconLimited Time Sale
Until the end
13
52
33

$19.88 cheaper than the new price!!

Free shipping for purchases over $99 ( Details )
Free cash-on-delivery fees for purchases over $99
Please note that the sales price and tax displayed may differ between online and in-store. Also, the product may be out of stock in-store.
New  $33.13
quantity

Product details

Management number 233378512 Release Date 2026/06/27 List Price $13.25 Model Number 233378512
Category

For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future Read more

ISBN10 3031005953
ISBN13 978-3031005954
Edition 1st
Language English
Publisher Springer
Dimensions 7.52 x 0.27 x 9.25 inches
Item Weight 8.1 ounces
Print length 116 pages
Publication date May 17, 2009

Correction of product information

If you notice any omissions or errors in the product information on this page, please use the correction request form below.

Correction Request Form

Product Review

You must be logged in to post a review